Defect Diagnosis of Digital Circuits Using Surrogate Faults

نویسندگان

  • Chidambaram Alagappan
  • Vishwani D. Agrawal
چکیده

Classical single stuck-at faults are analyzed as surrogates for any non-classical fault that may have caused an observed failure. Although multiple stuck-at faults are used as an illustrative example of non-classical faults, proposed algorithms are applicable to any other type of fault. Our effect-cause analysis is less complex than existing methods. The diagnostic procedure adds or removes faults from a set of candidate faults based on the observed circuit outputs, using minimal fault simulation, to obtain a small set of suspected faults.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Dictionary-Less Defect Diagnosis as Surrogate Single Stuck-At Faults

We propose a low complexity algorithm to diagnose non-classical faults in combinational circuits using classic single stuck-at faults as surrogates. The algorithm is based on effectcause analysis and uses information from both passing and failing patterns as well as knowledge about the outputs where error is detected or not detected. A set of candidate single stuck-at faults is identified after...

متن کامل

Dictionary - Less Defect Diagnosis as Real or Surrogate Single Stuck - At Faults by Chidambaram Alagappan

With Moore’s law prediction already reaching its final stages, the number of transistors present in a chip has already touched more than a billion. At this stage, if a chip fails during manufacturing testing, it is becoming highly difficult to diagnose the root cause of the failure with precision. The other major contributing factor to this problem is that the actual defects are always not the ...

متن کامل

Net Diagnosis Using Stuck-at and Transition Fault Models by

As deep sub-micron technologies are widely adopted in modern VLSI design and fabrication process, the shrinking size and increasing complexity of digital circuits make it more difficult to maintain a high yield. Diagnosis is the procedure used when circuit verification fails. Determining the cause of the failure and finding the possible defect locations are included in diagnosis. In this thesis...

متن کامل

Module Level Defect Simulation in Digital Circuits

A new method for parametric defect modelling is developed for calculating the conditions for activating physical defects in the modules (for example, in library components) of digital circuits. The method affords for the first time the possibility to handle the defects which increase the number of states in the circuit. By using the concept of functional faults, the new method of defect modelli...

متن کامل

Hierarchical physical defect reasoning in digital circuits

We propose a hierarchical physical defect-oriented approach for fault diagnosis in combinational digital circuits. We present the circuit as a network of modules. As modules we consider either library components (e.g. complex gates) of digital circuits or arbitrary subcircuits. The higher level fault diagnosis is carried out in two phases. In the first phase, faulty modules are located by cause...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2013